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Abstract. Field-programmable gate array (FPGA) based accelerators
are being widely used for acceleration of convolutional neural networks
(CNNs) due to their potential in improving the performance and recon-
figurability for specific application instances. To determine the optimal
configuration of an FPGA-based accelerator, it is necessary to explore
the design space and an accurate performance prediction plays an impor-
tant role during the exploration. This work introduces a novel method
for fast and accurate estimation of latency based on a Gaussian process
parametrised by an analytic approximation and coupled with runtime
data. The experiments conducted on three different CNNs on an FPGA-
based accelerator on Intel Arria 10 GX 1150 demonstrated a 30.7% im-
provement in accuracy with respect to the mean absolute error in com-
parison to a standard analytic method in leave-one-out cross-validation.
Keywords: Field-Programmable Gate Array · Deep Learning · Convo-
lutional Neural Network · Performance Estimation · Gaussian Process
1 Introduction
Field-programmable gate arrays (FPGAs) are becoming increasingly popular in
the deep learning community, particularly in the acceleration of convolutional
neural networks (CNNs) [4,11,5]. This acceleration is achieved by parallelising
§Corresponding author.
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the extensive concurrency exhibited by CNNs. As such, FPGA is ideal as the
platform allows implementation of fine-grain parallelisations. To do an architec-
tural exploration and determine the optimal hardware configuration, it is nec-
essary to estimate the performance with respect to multiple different hardware
specifications.
There are several performance estimation frameworks for reconfigurable FP-
GA-based accelerators [19,2,3], however, estimating the performance without
knowing about scheduling is still a very challenging task because of two main
reasons. First, the explicit time to execute a certain operation on hardware
varies by on/off-chip communication, synchronisation, control signals, I/O in-
terruptions and in particular for the CNN accelerators - the CNN’s architecture,
which complicate analytic estimation. Second, it is difficult to accurately select
the most representative design features for all hardware specifications during the
performance estimation.
In this paper, we propose a novel approach for performance estimation for
FPGA-based CNN accelerators [11]. This method constitutes a Gaussian pro-
cess (GP) [18] coupled with a standard analytic method and statistical data.
Gaussian process is a stochastic process, such that every finite collection of ran-
dom variables has a multivariate normal distribution [15]. Experiments were
conducted on three different CNNs on Intel Arria GX 1150 FPGA and we com-
pared the method to linear regression (LR), GP with zero mean function, GP
with an artificial neural network (ANN) mean function [6], gradient tree boost-
ing (GTB) and ANN in estimating latency. We show that the proposed method
achieved the top result among all compared methods.1
In Section 2 we demonstrate the standard approach for analytic performance
estimation. Afterwards, in Section 3 we introduce the proposed method, followed
by Section 4 where we describe the accelerator as well as the dataset on which we
benchmarked the method. Then we present the evaluation in Section 5 followed
by a conclusion in Section 6.
2 Background
The most accurate method of determining the performance is escalating the
CNN onto the hardware. One major drawback of this method is requiring re-
synthesis and re-implementation for different hardware specifications. Therefore,
it is more feasible and practical to perform the design space exploration (DSE)
[9] with respect to an estimate of the performance in a software level, rather
than running the CNN each time for a different hardware configuration.
Even with a more advanced option of performance estimation, high irregu-
larity within a complex accelerator results in case-by-case estimation. Therefore,
this approach is unfeasible in general case, as it is usually constrained to a single
hardware configuration. In our work, we are focused on estimating one particular
aspect of performance - latency for a CNN reconfigurable accelerator.
1A tutorial code is available at https://git.io/Jv31c.
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The standard 2D convolution layers, from which the CNN is constructed,
occupy over 90% of the overall processing time [17] and their latency Ti on the
accelerator needs to be estimated to determine the best hardware configuration
through DSE. For 2D convolution, there are several categories of parallelism
including filter parallelism (PF ) or channel parallelism (PC) in addition to
spatial and kernel parallelisms. These are the parameters that usually need to
be determined during the DSE.
A performance estimation framework for reconfigurable dataflow platforms
was proposed by Yasudo et al. [19] that can analytically determine the number
of accelerators suitable for the application. Dai et al. [2] proposed an estimation
method based on a GTB and a high-level synthesis report and they compared it
with LR and ANN. However, their method requires a significant amount of data
and features from the synthesis report, which might not be available, especially
when high-level synthesis is not being used to describe the accelerator. Enzler et
al. proposed a general heuristic-based method [3] for estimating the performance
of accelerator designs, which can be modified for CNN accelerators and is now
used as the standard method.
Table 1. Notation used for performance estimation in an FPGA-based accelerator for
convolutional neural networks.
Parameter Description
H Height of input feature map
W Width of input feature map
HO Height of output feature map
WO Width of output feature map
K Kernel size
F Number of filters
C Number of channels
PF Parallelism in filter dimension
PC Parallelism in channel dimension
MCLK [MHz] Memory access clock cycle time
LCLK [MHz] Logic clock cycle time
MEFF [%] Memory transfer efficiency
S [bits] Memory transfer size
DW [bits] Processing data width
M Number of input features
N Number of layers in a CNN
P Number of training samples
The simplest form of a heuristic for estimating latency on a hardware accel-
erator consists of dividing the overall processing time for a single input T into
time steps Ti which correspond to the time to perform one 2D convolution in a
feed-forward CNN consisting of N 2D convolutions. The total estimated latency
for the CNN in that given configuration is then simply added as T =
∑N
i=1 Ti.
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Table 2. Number of operations and a data size for a 2D convolution i.
Sizes Number of operations/Data size
Number of compute operations Fi × Ci ×Hi ×Wi ×Ki ×Ki
Input size Hi ×Wi × Ci
Weights size Fi × Ci ×Ki ×Ki
Output size HOi ×WOi × Fi
The time Ti is being split into three different terms: (1) On-chip memory
loading time Tloadi , (2) Computation time Tcomputei and (3) Off-chip memory
storing time Tstorei . Assuming the design is pipelined, the runtime Ti is then
decided by the slowest path which is chosen by the maximum among Tloadi ,
Tcomputei and Tstorei . Each of these terms depends on a mixture of parameters
that are specified by the 2D convolution: Input size, Output size, Number of
compute operations, device specific settings:Memory bandwidth, Clock cycle time
or the hardware architecture: Parallelism, which are known prior to making
a prediction. The estimated latency per layer is then computed as shown in
Equations 1 below
Tloadi =
Input size
Memory bandwidth
Tcomputei =
Number of compute operations
Clock cycle time× Parallelism
Tstorei =
Output size
Memory bandwidth
Ti = max (Tloadi, Tcomputei , Tstorei) (1)
The heuristic approach does not depend on any statistical data to perform
the estimation and it is simple to implement since it relies only on the features
that can be easily read from the respective datasheets. Nevertheless, this general
estimation method usually computes the most optimistic estimate and it does
not leave room for delays caused by communication, synchronisation or control.
One way to refine the estimation is that we can collect runtime data and use
this data to improve the estimate. Therefore, in our work, we are proposing to
use the standard analytic method as a mean function inside a GP together with
the profiling data collected by running the CNN on real hardware to train the
GP to model the observed misestimation.
3 Gaussian Process with an Analytic Mean Function
GP is a modelling function built around Bayesian modelling which can embody
our prior knowledge/model into our target [15]. A GP is specified by a mean func-
tionm(.) and a covariance function (kernel) k(., .). The mean function represents
the supposed average of the estimated data. The kernel computes correlations
between inputs and it encapsulates the structure of the hypothesised function.
The main benefit of using a GP over other methods such as LR, GTB or ANN is
that it can use the developed analytic foundations, such as the standard analytic
performance estimation, as prior knowledge in a form of m(.).
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The predictive distribution of the GP, p(yT|X,y,XT) for the targets yT
given the corresponding features XT and the training data X,y is defined as
a multivariate Gaussian distribution N with a predictive mean E[yT|X,y,XT]
and a predictive variance V[yT|X,y,XT].
The X ∈ RP×M and XT ∈ RN×M are the sets of M features for P samples
for training and N samples for testing. The y ∈ RP and yT ∈ RN are the target
objectives corresponding to the number of samples per dataset respectively. The
E[yT|X,y,XT] is defined in Equation 2 below as
m(XT) ∽ Ti(XT) + k(XT,X)(k(X,X) + σ
2I)−1(y −m(X) ∽ Ti(X)) (2)
and V[yT|X,y,XT] is defined in Equation 3 below as
k(XT,XT)− k(XT,X)(k(X,X) + σ
2I)−1k(XT,X)
T (3)
where the σ2 represents the noise amplitude and I is the identity matrix2. In the
formulas above, GP possesses a set of hyperparameters associated with both the
mean function and the choice of the kernel. The hyperparameter values can be
found by maximising the marginal likelihood. The optimal hyperparameters are
then chosen by observing the likelihood or by cross-validation.
The GP is usually used with an agnostic mean function centred at zero.
However, we propose to use the previously developed latency model Ti, for each
2D convolutional layer i in a CNN, as a mean function m(.) inside the pre-
dictive mean to encapsulate the known analytic model of the accelerator into
the proposed method. It uses the collected data X, which in this case are the
parameters, and the hardware configuration of the accelerator for each convolu-
tion, which would normally be used in the standard analytic estimation. By also
recording our past measurements from our past implementations y, we can form
a training set on which we can learn the nonlinearities that cannot be analyti-
cally modelled. The XT represents the set of test features corresponding to the
2D convolutions for which we would like to estimate their target performance
yT, in this case, latency.
Therefore, the advantage of this method in comparison to other machine
learning (ML) inspired methods is that it avoids completely relying on the data
while estimating the performance. Additionally, this method does not need to
extract any features from the data because the features for the estimation are
already known and they are the ones used in the standard analytic estimation.
Hence, this method reuses previously developed knowledge by incorporating the
standard method into the model as the mean function of the GP to anchor the
estimate within reliable bounds. By anchoring the estimate, the model is also
more interpretable in comparison to purely data-reliant methods which depend
completely on the learnt features which are usually not human-readable. Addi-
tionally, by specifying the mean function and combining it with the collected
data, the proposed method can give a prediction outside the observed data sam-
ple without collapsing.
2For a detailed derivation please refer to [15].
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In the next Section, we present the FPGA-based accelerator from which we
have collected the data and onto which we have evaluated our proposed method.
4 Accelerator and Dataset
4.1 Accelerator’s Architecture
The per-layer latency of an implemented FPGA-based CNN accelerator is char-
acterised according to the standard method into three parts: (1) Loading time
for loading the input, (2) Computation time, (3) Storing time for storing the
results.
The input has to be loaded into the on-chip memory only once for the first
layer, similarly to the output being stored only once from the on-chip memory to
the off-chip memory. The output of intermediate layers is buffered in the on-chip
memory.
The notation is shown in Table 1 and the size of the weights and input/output
for convolution is shown in Table 2. Following the standard method, the per-layer
latency Ti for a single input is shown in Equations 4, 5 and 6 as follows
1. Loading time i.e., the time to load the input into the on-chip memory
Tweightsi =
Ki ×Ki × Fi × Ci ×DW
PF ×MCLK × S ×MEFF
Tdatai =
Hi ×Wi × Ci ×DW
PF ×MCLK × S ×MEFF
Tloadi = Tweightsi + Tdatai (4)
2. Computation time i.e., the time to compute PC×PF parallel channels and
filters respectively
Tcomputei =
Fi × Ci ×Hi ×Wi ×Ki ×Ki
PF × PC × LCLK
(5)
3. Storing time i.e., the time to store the output back to the off-chip memory
Tstorei =
HOi ×WOi × Fi ×DW
PF ×MCLK × S ×MEFF
(6)
Therefore, the time required to process a single 2D convolutional layer can
be written as in Equation 7 below as
Ti =


Ti=1 = Tloadi + Tcomputei
Ti6=1∨N = max(Tweightsi , Tcomputei)
Ti=N = max(Tweightsi , Tcomputei) + Tstorei
(7)
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4.2 Dataset
The evaluation dataset comprises of several different configurations of 2D convo-
lutional layers which are the building blocks of three different CNNs, namely SSD
[12] with 24 2D convolutions, Yolo [16] with 75 2D convolutions and ResNet-50
[8] with 57 2D convolutions. SSD and Yolo are characteristic for their irreg-
ularities, which results in the output being produced at different times, while
the ResNet is known for its residual blocks. Each network was trained in 32-bit
floating-point representation and then linearly quantised into 8-bit integer rep-
resentation [4]. In total giving P training samplesX as 156 and the input feature
size M being 15 corresponding to the first 15 parameters in the Table 1. The
recorded latency per each convolution represents the targets y.
Each network was executed on the implemented accelerator on Intel Arria GX
1150 FPGA. The analysis of the dataset together with the evaluation parameters
can be found in Tables 3 and 4.
Table 3. Dataset for evaluation.
Parameter Min Mean Max
H/W 1 42 418
HO/WO 1 37 416
K 1 2 7
C 3 360 2048
F 64 371 2048
Latency [ms] 0.018 0.841 11.727
Table 4. Evaluation parameters.
Parameter Value
PC 64
PF 64
MCLK 200 MHz
LCLK 200 MHz
MEFF 70%
S 64-bit
DW 8-bit
5 Evaluation
In evaluation, the proposed method is compared with the standard method,
including a GP with a zero mean function, a GP with the ANN mean function
[6], LR, GTB and ANN. The dataset described in Section 4.2 is being used to
evaluate all these methods.
For a more comprehensive evaluation, leave-one-out cross-validation (LOO-
CV) with respect to the mean absolute error (MAE) is used to compare the
estimators. LOOCV is a particular case of leave-k-out cross-validation where
k = 1, which means that a model is trained on all samples except one, onto
which the performance is then evaluated. In this instance, the performance of
the predictor is measured by the absolute error between the prediction and the
target value. The error is accumulated for all samples from which the mean is
then calculated by dividing the total summed error by the number of samples.
This approach was also used to determine the best hyperparameters for each
regressor with respect to the LOOCV MAE. The results, as well as the individ-
ual properties and implementation details for the estimators, are summarised
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in Table 5. We considered several hyperparameters for the proposed GP-based
method such as the learning rate, ranging from 0.1 to 0.000001 on a logarith-
mic scale and the kernel, ranging from linear, Gaussian to Mate´rn kernels [15]
and their combinations. The best parameters were found by a grid search with
respect to the LOOCV MAE.
In case of the GP with the ANN mean function, it was necessary to find
hyperparameters for the ANN such as the number of nodes in the hidden layers,
between 16, 32 and 64 and the number of hidden layers, ranging from 1 to 3.
For the activation function, we considered tanh, ReLU and sigmoid. For GTB
and ANN, we needed to determine the most influential parameters such as the
learning rate, ranging from 0.01 to 0.0001 on a logarithmic scale or for the GTB,
the number of trees or the tree depth that was determined by gradual pruning.
For the ANN we needed to decide the number of hidden nodes, between [10, 1],
[10, 10, 1] and [10, 10, 10, 1] and for the activation function, we again considered
tanh, ReLU and sigmoid. The hyperparameters were similarly found through a
grid search with respect to the LOOCV MAE. For the standard method and
LR, it was not necessary to determine any hyperparameters.
Overall, the best method proved to be the combination of the standard
method and the collected data in the form of the GP with an analytic mean
function. In comparison to other approaches, the proposed method achieved ap-
proximately a 30.7% improvement in LOOCV with respect to MAE decreasing
to 0.312 ms in comparison to the second best-performing methods, which were
LR and the standard method with 0.450 ms MAE.
The main advantage of the method lays in its implementation simplicity,
as it reuses the analytic approximation that is commonly used for DSE, com-
bined with recorded measurements. The method can be improved by recording
more measurements and simple fine-tuning of the hyperparameters related to
the kernel k or the analytic mean m.
A potential limitation of this method stems from the kernel computation
which scales with the complexity of O(P 3), which means that the inference time
can be prolonged if there are many training samples. One possible solution to
overcome this problem is using k-Means clustering to determine the k most im-
portant points that have to be included in the kernel. Nevertheless, the inference
time is much less than the time needed for synthesis and then running the design
on hardware.
6 Conclusion and Future Work
In this paper, we proposed an accurate method for estimating the performance of
an field-programmable gate array-based accelerator for convolutional neural net-
works and compared it with the standard method and variations of the Gaussian
process, linear regression, gradient tree boosting and an artificial neural network.
The evaluation demonstrated that the innovative Gaussian process paired with
the domain-specific knowledge and collected data can provide an approximately
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Table 5. Evaluation of latency estimation for different methods.
Methods
LOOCV
MAE [ms]
Implementation
and
Optimiser
Properties
Standard method 0.450 None None
Gaussian process 0.521 GPFlow [13] - Adam [10]
Mean function:
Zero
Learning rate:
0.001
Best kernel:
Mate´rn 3/2
Our method 0.312 GPFlow [13] - Adam [10]
Mean function:
Ti
Learning rate:
0.001
Best kernel:
Mate´rn 3/2
Gaussian process with
Artificial neural network
mean function
0.692 GPFlow [13] - Adam [10]
Mean function:
Artificial neural
network
15, 64, 1 nodes and
tanh activations
Learning rate:
0.00001
Best kernel:
Mate´rn 3/2
Linear regression 0.450 sklearn [14] Default
Gradiet tree boosting 0.607 sklearn [14] - AdaBoost [7]
Learning rate:
0.1
Number of trees:
10
Maximum depth:
3
Artificial neural network 1.257 Tensorflow [1] - Adam [10]
Batch size:
8
Learning rate:
0.1
Regulariser:
L2, 0.001
Number of nodes:
10,10,1
Activations:
ReLU
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30.7% accuracy improvement with respect to the standard method or the linear
regression.
In the proposed method, users need to decide what are the relevant soft-
ware/hardware featuresM together with an analytic approximation for the mod-
elled performance that will be used as the mean function m(.) in the Gaussian
process. Afterwards, they need to supply the profiling data for training X,y,
X is the feature matrix and y are the targets, in this case, the per-layer la-
tency. In the end, the user needs to decide what is going to be the best kernel
k(., .) and use it to train the Gaussian process to obtain the best values for the
hyperparameters.1
In the future, we will validate the method on more configurations on differ-
ent hardware boards. Furthermore, we will formulate similar analytic approxi-
mations for other potential objectives, for example, the resource usage or power
consumption and use them as priors for estimating these objectives through our
proposed Gaussian process-based method.
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